Start your job search

activities using Verilog/System Verilog/UVM. Minimum Qualifications Minimum Qualifications BS and 10+ years of relevant.... Experience with System Verilog verification environments including C/C++ DPI, UVM. Key Qualifications Key Qualifications... Apply Now

High aptitude with Verilog and SystemVerilog Advanced verification methodologies such as UVM Python/perl scripting... Apply Now

, timing convergence, and floorplan efforts Preferred Experience: Verilog RTL development with industry tools in a CPU... Apply Now

/debugging RTL, developing System Verilog models, and performing behavioral simulations to explore new architectural performance... Apply Now

, and producing low to high volume products Familiarity with UVM and System Verilog constrained-random, coverage-driven verification... Apply Now

/debugging RTL, developing System Verilog models, and performing behavioral simulations to explore new architectural performance... Apply Now

an average of at least three days per week working onsite, allowing for two days of remote work. Responsibilities: Develop system Verilog RTL IP...) results Creating Verilog functional models to be used in simulations Work closely with verification team Support... Apply Now

/debugging RTL, developing System Verilog models, and performing behavioral simulations to explore new architectural performance... Apply Now

Experience with physical synthesis, including logic and PPA optimization techniques Experience with Verilog, System Verilog... Apply Now

/debugging RTL, developing System Verilog models, and performing behavioral simulations to explore new architectural performance... Apply Now