Found 13 jobs on 2 pages

16 Nov
FPGA's Design Engineer
Location: Madrid
Salary: N/A

designs. Very good knowledge in VHDL. Verilog, System Verilog is a plus. Very good understanding of physical and timing...

31 Oct
Staff Design Verification Engineer
Location: Valencia
Salary: N/A

techniques with System Verilog. Architect the testbench and develop in UVM or Formal based verification approaches. Proficient...

09 Oct

Independent interpretation of analog circuit schematics. Analog Behavioral Models (SystemVerilog, Verilog-AMS, Wreal, UDNs, EEnet... Verilog. Minimum Qualifications & Experience: Bachelor’s or master’s degree, in Engineering (Electronic Engineering...