Start your job search

and identifying electrical circuit performance issues Knowledge of Jama, Jira and confluence FPGA and Verilog desired. Demonstrated... Apply Now

. Technical Skills: Proficiency in SystemVerilog (OVM/UVM) and other relevant languages (C/C++, Perl, Tcl, Python, Verilog PLI... Apply Now

environments and coverage-driven methodologies. System Verilog Assertions: Familiarity with System Verilog assertions. Debugging... goals. RTL Simulation Tools: Extensive usage of RTL simulation tools. Scripting Proficiency: Skills in UVM, System Verilog... Apply Now

experience Verification skills: Test planning, Scripting (Perl & Python), Simulation, problem solving and debug. System Verilog..., UVM, Verilog or VHDL, C/C++ skills required. Constrained random, Functional Coverage development, design debug experience... Apply Now

party VIPs/UVCs as required Create constraint random verification environment using System Verilog, UVM Follow company...+ years of hands on experience in System Verilog, OVM/UVM based constrained random verification. 3+ years in Design... Apply Now

systems Experience with analog/mixed signal and digital simulation (System Verilog/SystemC) Familiarity with PCB development... Apply Now

benches using VMM/OVM/UVM. Constrained random functional verification environment in System Verilog/UVM with excellent... random verification, assertion based and formal verification techniques with System Verilog Experience with Verilog... Apply Now

Random and Directed Test Cases and Libraries in System Verilog/UVM Analyzing Functional, Code, and Test Plan Coverage...-off PREFERRED EXPERIENCE: Digital Design in RTL, Verilog HDL Working experience in ASIC is preferred. Testbench... Apply Now

, FPGAs. Experience with synthesizing and optimizing designs and verification components developed in synthesizable Verilog... Apply Now

etc. Ability to run Verilog test benches and view waves to debug issues Excellent interpersonal skills and ability to communicate... Apply Now