Start your job search

and techniques to mitigate ESD, latchup (i.e. clock/data routes, differential routing, shielding, well distance, substrate biasing... integrity (ie. clock/data routes, differential routing, shielding) Implementation of ESD design constraints, latch-up risk... Apply Now

integrity issues (ie. clock/data routes, differential routing, shielding) Aware of layout techniques to mitigate ESD, latchup... Apply Now

level netlist synthesis Physical implementation (floorplanning, placement, CTS, routing) Static Timing analysis... Apply Now

and techniques to mitigate ESD, latchup (i.e. clock/data routes, differential routing, shielding, well distance, substrate biasing... integrity (ie. clock/data routes, differential routing, shielding) Implementation of ESD design constraints, latch-up risk... Apply Now

and techniques to mitigate ESD, latchup (i.e. clock/data routes, differential routing, shielding, well distance, substrate biasing... integrity (ie. clock/data routes, differential routing, shielding) Implementation of ESD design constraints, latch-up risk... Apply Now

integrity issues (ie. clock/data routes, differential routing, shielding) Aware of layout techniques to mitigate ESD, latchup... Apply Now

including Synthesis, Floor Planning, Power Analysis and Planning, CTS, Placement and Routing, STA, EMIR Signoff and Physical... Apply Now

and Planning, CTS, Placement and Routing, STA, EMIR Signoff and Physical Verification. Create physical design methodologies... Apply Now

level netlist synthesis(physical synthesis) Physical implementation (floorplanning, placement, CTS, routing) Power... Apply Now